

## PATENT ABSTRACTS OF JAPAN

(11)Publication number : 09-045691

(43)Date of publication of application : 14.02.1997

(51)Int.Cl.

H01L 21/321

(21)Application number : 07-191641


(71)Applicant : OKI ELECTRIC IND CO LTD

(22)Date of filing : 27.07.1995

(72)Inventor : YAMAI SAWAKO  
SHIBUYA HITOSHI**(54) SOLDER BUMP FOR CHIP COMPONENT AND ITS MANUFACTURE****(57)Abstract:**

**PROBLEM TO BE SOLVED:** To provide a solder bump in which the contact area of a first bump with a second bump is made large and in which their exfoliation at the boundary face between both is prevented by a method wherein the second bump is formed in such a way that the surface of a large-diameter pillar-shaped part and the circumferential face and the surface of a small-diameter pillar-shaped part are covered with a solder material whose melting point is lower than that of a solder material for the first bump.



**SOLUTION:** A diffusion-preventing metal film 5 is formed on a carene film 4 formed on an electrode pad 2 while the carene film is used as an electrode for electrolytic plating. A first bump 10 which is formed in a prescribed height on the diffusion-preventing metal film 5 is composed of a cylindrical large-diameter pillar-shaped part 10b and of a small-diameter pillar-shaped part 10a which is formed on the surface of the large-diameter pillar-shaped part 10b in a diameter which is smaller than that of the large-diameter pillar-shaped part 10b, and both pillar-shaped parts 10a, 10b are formed of the same solder material whose melting point is high. A second bump 11 which is formed in the same diameter as the large-diameter pillar-shaped part 10b so as to cover the surface of the large-diameter pillar-shaped part 10b at the first bump 10 and the circumferential face and the surface of the small-diameter pillar-shaped part 10a is formed of a solder material whose



(7)

特開平9-45691

【図6】




従来例によるチ、ブ製品の完成工程を示す図


(6)

特開平9-45891

【図3】



【図4】



15: 基板 16: ポンプ

本発明によるチップ装置の形成工程を示す図

## \* NOTICES \*

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. \*\*\*\* shows the word which can not be translated.
3. In the drawings, any words are not translated.

## CLAIMS

[Claim(s)]

[Claim 1] The major-diameter pillar-shaped section formed of pewter material on the electrode pad of the chip mounted in a substrate, With the 1st bump who consists of this major-diameter pillar-shaped section and the minor diameter pillar-shaped section formed with the path smaller than this major-diameter pillar-shaped section on this major-diameter pillar-shaped section of the same pewter material, and guarantees the height of the chip to the aforementioned substrate So that the melting point may serve as the same path as the aforementioned major-diameter pillar-shaped section from the pewter material of the 1st bump of the above by low pewter material The pewter bump for chips characterized by consisting of the 2nd bump who fuses by heating and makes connection of the aforementioned chip and the aforementioned substrate in case it is formed so that the peripheral surface and the upper surface of the aforementioned minor diameter pillar-shaped section may be covered from the aforementioned major-diameter pillar-shaped section upper surface, and the aforementioned chip is mounted in the aforementioned substrate.

[Claim 2] The 1st resist pattern which has the hole located on the electrode pad of a chip is used as a plating mask. The 2nd resist pattern which has the hole located on this major-diameter pillar-shaped section with a path smaller than the path of this major-diameter pillar-shaped section after forming the major-diameter pillar-shaped section by plating pewter material on the aforementioned electrode pad is used as a plating mask. The minor diameter pillar-shaped section is formed by plating the same pewter material as pewter material on the major-diameter pillar-shaped section. After constituting the 1st bump who consists of the aforementioned major-diameter pillar-shaped section and the minor diameter pillar-shaped section and removing the resist pattern of the above 1st, and the 2nd resist pattern, So that the peripheral surface and the upper surface of the aforementioned minor diameter pillar-shaped section may be covered from the aforementioned major-diameter pillar-shaped section upper surface by using as a plating mask the 3rd resist pattern which has a hole [ higher than the 1st bump of the above and ] of the same shape as the major-diameter pillar-shaped section The manufacture method of the pewter bump for chips characterized by forming the 2nd bump by plating the low pewter material of the melting point from the aforementioned pewter material.

[Claim 3] The pewter bump for chips characterized by having used as 95% of lead, and 5% of tin composition of the pewter material which forms the 1st pewter bump in the manufacture method of the pewter bump for chips of a claim 1, and a claim 2, and using as 63% of 37% tin of lead composition of the pewter material which forms the 2nd pewter bump, and its manufacture method.

[Claim 4] The pewter bump for chips characterized by having used as 80% of lead, and 20% of tin composition of the pewter material which forms the 1st pewter bump in the manufacture method of the pewter bump for chips of a claim 1, and a claim 2, and using as 63% of 37% tin of lead composition of the pewter material which forms the 2nd pewter bump, and its manufacture method.

[Translation done.]

S. Patent

Dec. 8, 1998

Sheet 2 of 5

5,847,936




FIG. 3

US-PAT-NO: 5847936  
 DOCUMENT-IDENTIFIER: US 5847936 A  
 TITLE: Optimized routing scheme for an integrated circuit/board  
 DATE-ISSUED: December 8, 1998  
 INVENTOR-INFORMATION:  
 NAME STATE ZIP CODE CITY COUNTRY  
 Forehand; Douglas W. CA N/A Mountain View  
 Lamoreaux; Ray CA N/A Milpitas  
 N/A N/A

ASSIGNEE INFORMATION:  
 NAME STATE ZIP CODE CITY COUNTRY TYPE  
 CODE  
 Sun Microsystems, Inc. Palo Alto 02  
 CA N/A N/A

APPL-NO: 08/ 879557

DATE FILED: June 20, 1997

INT-CL: [06] H05K001/14

US-CL-ISSUED: 361/794, 361/748 , 361/751  
 , 361/762 , 361/760 , 361/764  
 , 361/765 , 361/777 ,  
 361/807 , 361/808 , 361/820 , 257/700  
 , 257/738 , 257/774 ,  
 257/778 , 257/773 , 257/787 , 174/250  
 , 174/255 , 174/256 ,  
 174/260 , 174/261 , 174/265 , 174/266

US-CL-CURRENT: 361/794, 174/250 , 174/255  
 , 174/256 , 174/260 , 174/261  
 , 174/265 , 174/266 ,  
 257/700 , 257/738 , 257/773 , 257/774  
 , 257/778 , 257/787 ,  
 361/748 , 361/751 , 361/760 , 361/762  
 , 361/764 , 361/765 ,  
 361/777 , 361/807 , 361/808 , 361/820

FIELD-OF-SEARCH: 361/794; 361/748 ; 361/751  
 ; 361/762 ; 361/760 ; 361/764  
 ; 361/765 ; 361/777 ;  
 361/783 ; 361/807 ; 361/808 ; 361/820  
 ; 257/700 ; 257/701 ;  
 257/702 ; 257/778 ; 257/737 ; 257/738  
 ; 257/780 ; 257/773 ;  
 257/774 ; 257/787 ; 174/250 ; 174/255  
 ; 174/256 ; 174/257 ;  
 174/258 ; 174/259 ; 174/260 ; 174/261  
 ; 174/262 ; 174/265 ;  
 174/266

REF-CITED:

U.S. PATENT

(28) Isolation layer 601 is a dielectric material, for example, a plating mask or a solder mask. Isolation layer 601 is applied using methods well known in the art such as dry film and etching processes, liquid film and photo-imaging processes, IBM's "SLC" process, or other known fabrication techniques.

(29) Although isolation layer 601 is illustrated in FIGS. 6, 7 and 8, it is understood that step 722 in FIG. 1 is optional and that isolation layer 601 does not have to be formed.

(30) As represented by block 122 of FIG. 1, the metallization 502 (FIG. 6) is formed on substrate bonding contact 501C. Metallization 502 can be a multi-metal-layer metallization. In one embodiment, metallization 502 is formed by applying a copper layer over predetermined portions of substrate bonding contact 501C. Then a nickel layer is selectively applied over the copper layer. Finally a layer of gold or gold alloy is applied over the nickel layer. Generally, the thicknesses of the copper, nickel and gold layers are within the range of 200 micrometers ( $\mu\text{m}$ .) to 2000  $\mu\text{m}$ ., 100  $\mu\text{m}$ . to 300  $\mu\text{m}$ ., and 10  $\mu\text{m}$ . to 30  $\mu\text{m}$ ., respectively.

(31) In alternative embodiments, metallization 502 is made of, for instance: aluminum; tin over gold over nickel over copper; tin over nickel over copper; lead over gold over tin over aluminum; or tin over lead over gold over tin over aluminum. Metallization 502 is applied using conventional processes such as electroplating or electro-less plating.

(32) As represented in block 131 of FIG. 1, the substrate is next placed into a standard flip chip fixture such as the Flip Chip Aligner/Bonder available from Research Devices in West Piscataway, N.J., as Part No. M8B. The flip chip fixture includes a heater that can be used, as explained below, to heat the substrate during attachment of the chip.

(33) As represented by block 132 of FIG. 1, the chip is held in place above the substrate by the flip chip fixture so that the coined ball bond bumps are aligned above corresponding substrate bonding contacts. The substrate is then heated. The chip is aligned with the substrate using a vision system, as is well known in the art. The chip is picked up with a conventional vacuum tool (not shown). The vacuum tool holding the chip can also include an optional heater which heats the chip.

5,795,818

8

width 411B  
height 411A  
Width 411B is  
smaller than  
D is between  
0005 inch (13

er shapes can  
of the ideal-  
circular cross-

plane of FIGS.  
cer 400A and  
stood that the  
can be used.  
cer 400A and  
005 inch (177  
by size that is  
filing tool 420  
all bond bump  
1A and 4B are

tion, such as  
formation of  
sulfur height  
and Y-axis is  
Control of the  
S. 4A and 4B  
a view of the  
202 obtained

The height of  
ump 312 from  
the tolerance  
ter of protrud-  
ing 312 can be  
micro) with  
the center of  
by as much as

geometry of  
a be bumped  
contrast chips  
e pad to pad  
0.010 inches.  
ed bumps 312  
see tolerances  
pumps 312 on  
formed on the  
ining this high  
schematic inte-  
rially feasible

and ball bond  
the invention.  
a bare section  
ent of FIG. 4C  
tions because  
by application  
? on chip 201  
a tool to each  
to form the  
d 4B.  
the individ-  
1A and 4B are

preferred due to the pointed shape of the resulting coined ball bond bumps 312.

As represented by block 114 of FIG. 1, integrated circuit chips 201 with coined ball bond bumps 312 are separated by using a conventional sawing process. (In an alternative embodiment, the wafer is first sawn into separate chips 201. The good chips, i.e., electrically and physically sound chips, are then separated from the bad chips. Ball bond bumps 202 are then formed on each of the good chips 201 and each of ball bond bumps 202 are coined, as described above, to create coined ball bond bumps 312.)

As described in detail below, each of the chips 201 are then attached to a substrate by contacting coined ball bond bumps 312 to corresponding metallizations on the substrate bonding contacts.

As represented by block 121 of FIG. 1, a substrate is formed for use with the integrated circuit chip to substrate interconnection according to the invention. The substrate is made of any one of various materials such as organic laminates, ceramic, alumina, silicon, printed circuit board, thin film or flexible circuit. In one embodiment, the substrate is created by a printed circuit board process. The substrate can include one or more layers fabricated and interconnected by methods well known by those skilled in the art.

FIG. 6 is a cross-sectional view of substrate 501 showing upper surface 501A, conductive trace 501B, substrate bonding contact 501C, and metallization 502 in accordance with the present invention.

Conductive trace 501B and substrate bonding contact 501C on upper surface 501A of substrate 501 are typically aluminum and are electrically connected to one another. In one embodiment, conductive trace 501B and substrate bonding contact 501C are formed integrally, for example, are formed from the same layer of conductive material. Conductive trace 501B and substrate bonding contact 501C are created by methods well known in the art. It is to be understood that, on the entire substrate 501, there are a plurality of conductive traces 501B and substrate bonding contacts 501C formed on upper surface 501A.

As represented by block 123 of FIG. 1, optionally, an isolation layer 601 (FIG. 6) can be formed over substrate 501 and conductive trace 501B. As shown in FIG. 6, isolation layer 601 is patterned such that isolation layer 601 leaves uncovered a portion of substrate bonding contact 501C. Isolation layer 601 ensures that metallization 502 is applied only to substrate bonding contacts 501C. Isolation layer 601 is particularly useful when the manufacturer wants to conserve the amount of material used in forming metallization 502, such as when metallization 502 includes gold or a gold alloy.

Isolation layer 601 is a dielectric material, for example, a plating mask or a solder mask. Isolation layer 601 is applied using methods well known in the art such as dry film and etching processes, liquid film and photo-imaging processes, IBM's "SLC" process, or other known fabrication techniques.

Although isolation layer 601 is illustrated in FIGS. 6, 7 and 8, it is understood that step 722 in FIG. 1 is optional and that isolation layer 601 does not have to be formed.

As represented by block 122 of FIG. 1, the metallization 502 (FIG. 6) is formed on substrate bonding contact 501C. Metallization 502 can be a multi-metal-layer metallization. In one embodiment, metallization 502 is formed by applying a copper layer over predetermined portions of substrate bonding contact 501C. Then a nickel layer is selectively applied over the copper layer. Finally a layer of gold or gold

